英语翻译当今社会,人们生活节奏大大加快,这时一个定时器就可以提醒人们去做原先计划好的事情,不至于因为忙碌而忘记造成损失.数字式可预置定时器电路是一个采用数字电路进行定时预置

英语翻译当今社会,人们生活节奏大大加快,这时一个定时器就可以提醒人们去做原先计划好的事情,不至于因为忙碌而忘记造成损失.数字式可预置定时器电路是一个采用数字电路进行定时预置
英语翻译
当今社会,人们生活节奏大大加快,这时一个定时器就可以提醒人们去做原先计划好的事情,不至于因为忙碌而忘记造成损失.数字式可预置定时器电路是一个采用数字电路进行定时预置、由声响定时做定时提醒的可预置定时器.它主要由555定时器和两个十进制计数/分频器CD4017组成.它利用555定时器与两个二极管两个定值电阻及一个电容来控制定时时间；利用十进制计数/分频器CD4017输出端接二极管来扩大定时电路的调节范围.
设计好电路图,然后进行仿真,Multisim是一种专门用于电子电路仿真和设计的EDA工具软件,属于Electronics workbench（简称EWB）系列软件的高版本.EWB仿真软件是一款很强大的电路设计软件,它为设计者提供各种元件及仪表.Multisim在保留了EWB原有的优点的基础上,大大的扩充了元件库中电路元件的数目,增强了软件仿真测试和分析功能,可实现模拟/数字电路的Spice仿真、VHDL/Verilog设计与仿真、RF电路仿真等.本次设计运用Multisim软件,先要熟练掌握软件的运用,然后把设计好的电路移植到Multisim中,再对电路进行调试和仿真,仿真结果表明：该设计方案是可行的.

英语翻译当今社会,人们生活节奏大大加快,这时一个定时器就可以提醒人们去做原先计划好的事情,不至于因为忙碌而忘记造成损失.数字式可预置定时器电路是一个采用数字电路进行定时预置
Today's society, the rhythm of people's lives greatly accelerated when a timer to remind people to do the original plan good things , not because of a busy and forget the losses . Digital preset timer circuit to a digital circuit timing preset time to time by the sound regularly reminded of preset timer . It mainly consists of the 555 timer and two decimal count / divider CD4017 composition . It uses the 555 timer with two diodes, two fixed value resistors and a capacitor to control the timing time ; decimal counter / divider CD4017 output termination diode to expand the scope of the regulation of the timing circuit .Design schematics, and then proceed to the simulation, Multisim is an EDA software tools for electronic circuit simulation and design , belong to Electronics, the workbench ( referred to as EWB) software version of the series . EWB simulation software is a powerful circuit design software, which provides designers with a variety of components and instrumentation . Multisim retain the the EWB original advantages on the basis of greatly expanded the number of circuit elements in the component library , and enhance the software simulation testing and analysis capabilities can be realized Spice simulation of analog / digital circuit design and simulation of VHDL / Verilog RF circuit simulation .The design using Multisim software must first master the use of software , designed circuit and then ported to Multisim circuit debugging and emulation , simulation results show that : the design is feasible .
望采纳~
不懂欢迎追问~

zhao ge mei guo ren fa yi

In today's society, people greatly quicken the pace of life, then a timer can remind people to do good things originally planned, not for busy and forget damage. Digital preset timer circuits is a use...

全部展开

In today's society, people greatly quicken the pace of life, then a timer can remind people to do good things originally planned, not for busy and forget damage. Digital preset timer circuits is a use of digital circuit preset sound timing, timing by do regularly remind the preset timer. It mainly consists of 555 timer and two decimal count/prescaler CD4017 composition. It USES 555 timer and two diode two fixed value resistors and a capacitor to control the timing of time; Use the decimal count/prescaler CD4017 output termination diode to expand the timing circuit adjusting range.
Good circuit design, then, and simulation Multisim is a kind of special used in electronic circuit simulation and design of software EDA tools, belong to Electronics workbench (hereinafter referred to as EWB) series software high version. EWB simulation software is a very powerful circuit design software, it provides all kinds of components for designers and instrumentation. Multisim retain the original EWB in based on the advantage of, greatly expand the components in the library to the number of the circuit components, and enhance the software simulation test and analysis function, can realize the analog/digital circuit of the Spice simulation, VHDL design and simulation, / Verilog RF circuit simulation, etc. This design USES Multisim software, first you have to master the use of the software, and then the design good circuit transplanted into Multisim, again to circuit testing and simulation, the simulation results show that the design scheme is feasible.

收起